

**PERSONAL COMMUNICATIONS DEVICE WITH GPS RECEIVER AND
COMMON CLOCK SOURCE**

FIELD OF THE INVENTION

5 This invention is generally related to a personal communications device having global positioning system receiver provisions which are clocked via a clock signal derived from a clock source shared with CDMA based radio. More particularly, the invention provides for a fractional N-synthesizer for providing a feedback signal for controlling an oscillator signal output frequency.

BACKGROUND OF THE INVENTION

10 Personal communications devices incorporating global positioning (GPS) capabilities are becoming popular. In these devices, the circuitry and components necessary to provide the global positioning capabilities must share the same enclosure and circuit board real estate as the circuitry and components dedicated to providing, for example, mobile (cellular) telephone capabilities. Further, circuitry and components for both GPS capabilities as well as mobile telephone capabilities are powered by the same power source, typically, via an on-board battery. While battery technology is improving, it is typical that the more power consumed by a device the larger the physical size of the battery necessary to provide a given operating time.

15 The demand for smaller, more compact personal communication devices is increasing. Concurrent with this increasing demand for compactness is the demand for devices that provide for increased functionality and capabilities. As functionality and capabilities increase, typically, so does the need for power and printed circuit real estate within the personal communications device.

20 In personal communications devices such as that shown in the block diagram of FIG. 1, wherein there is provided a personal communications device that incorporates a global positioning systems (GPS) receiver 100 and a code division multiple access (CDMA) based telecommunications device 200, it is common for separate clock sources (oscillators) to be associated with the GPS receiver 100 and the CDMA device 200. More particularly, GPS receiver 100 includes an associated oscillator 101 while CDMA device 200 includes an associated oscillator 201. Each oscillator, 101 and 201 provides a clock signal to the respective circuitry to which it is associated.

5 FIG.2 shows a GPS receiver 100, which includes an oscillator 101. Oscillator 101 provides a signal of a particular frequency to phase comparator 146. Phase comparator 146 also receives input from frequency divider 136 and outputs a signal to loop filter 145. Loop filter 145 provides a signal to voltage controlled oscillator (VCO) 115 which generates an output signal whose frequency is contingent upon the signal input from loop filter 145. The signal from VCO 115 is provided to mixer 110 where it is combined with a radio frequency (RF) signal from low noise amplifier (LNA) 105 to produce a first intermediate frequency (IF) signal S1. This first IF signal S1 is provided to variable amplifier 112 and then on to mixer 120 and mixer 121. In mixer 120, the signal S1 is combined with a signal S2 from frequency divider 130 to produce an in-phase second IF frequency output signal S3. In mixer 121, the signal S1 is combined with a signal S4 from frequency divider 130 to produce a quadrature-phase second IF frequency output signal S5. Signal S3 is provided to comparator and A to D processor 125 to produce a digitized signal I for output to GPS baseband section 150. Signal S5 is provided to comparator and A to D processor 126 to produce a digitized signal Q for output to GPS baseband section 150. Frequency divider 130 also provides its output signal S4 to frequency divider 135 and frequency divider 136. The output from VCO 115 is also provided to frequency divider 130. Frequency divider 130 outputs a signal S5 that is mixed by mixer 121 with a signal S1 to produce a signal S4.

20 As two separate oscillators are provided within the same personal communications device 10, printed and/or integrated circuit real estate is devoted to accommodating each oscillator and power consumption of two oscillators is greater than for one oscillator. Thus, an unaddressed need exists in the industry to address the previous mentioned deficiencies and inadequacies.

SUMMARY OF THE INVENTION

30 This invention is directed to a personal telecommunications device having both global positioning systems (GPS) and telecommunications provisions that share a common clock source. GPS provisions include a feedback loop for controlling an oscillator generating a GPS system signal based upon the common clock signal. The feedback loop includes a frequency synthesizer for generating a feedback control signal, a phase comparator for generating a control signal in accordance with the feedback signal and the common clock signal, and a loop filter for processing and

outputting the control signal to the oscillator to control the frequency of GPS system signals.

5 The invention provides a system for providing a clock signal to a global positioning system (GPS) receiver based upon a common clock source. In the architecture, the system may be implemented with a personal communications system that includes a telecommunications unit, a global positioning systems (GPS) receiver, and a common clock source for providing a clock signal to the global positioning receiver and the telecommunications unit. The GPS receiver includes a frequency synthesizer for providing a feedback signal for controlling an oscillator to provide a
10 GPS system clock signal.

The invention can also be viewed as providing a method for a system clock signal to a GPS receiver. In this regard, the method can be broadly summarized by the following steps: receiving a clock signal from a clock source; generating a control voltage for controlling the frequency of an oscillator signal generated by an oscillator
15 based upon a feedback signal from a frequency synthesizer; and generating a system clock signal of a particular frequency in response to the control voltage.

20 Other systems, methods, features, and advantages of the invention will be or become apparent to one with skill in the art upon examination of the following figures and detailed description. It is intended that all such additional systems, methods, features, and advantages be included within this description, be within the scope of the invention, and be protected by the accompanying claims.

BRIEF DESCRIPTION OF THE FIGURES

25 The invention can be better understood with reference to the following figures. The components in the figures are not necessarily to scale, emphasis instead being placed upon clearly illustrating the principles of the invention. In the figures, like reference numerals designate corresponding parts throughout the different views.

FIG. 1 is a block diagram of a typical personal communications device;

FIG. 2 is a schematic diagram of a GPS receiver;

30 FIG. 3 is a block diagram of the invention;

FIG. 4 is a schematic diagram of a personal communications device according to the invention;

~~FIG. 5 is a schematic diagram of a Fractional-N synthesizer.~~

FIG. 6 is a detailed description of an embodiment of a phase compensation circuit and an on-chip tuning circuit;

FIG. 7 is a timing diagram illustrating the relationship between signals of the frequency synthesizer in relation to the signals of the compensation circuit; and

FIG. 8 is a diagram showing a further embodiment of the invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

The invention seeks to provide a personal communications device 10 having global positioning system (GPS) capabilities. The invention seeks to provide a personal communications device 10 in which a single oscillator 201 acts as a clock source for both mobile telephone circuitry 200 and global positioning system (GPS) circuitry 100. GPS circuitry 100 includes fractional synthesizer provisions for controlling the generation of the frequency of signals based upon the oscillator 201.

FIG. 3 shows a block diagram of a personal communications device 10 according to the invention. There is provided a global positioning system (GPS) receiver 100 and a code division multiple access (CDMA) based telecommunications unit 200. GPS receiver 100 includes a GPS radio 102 and a GPS baseband unit 103. GPS radio 102 receives and processes GPS signals and provides them to the baseband unit 103 for further extraction of data from a received GPS signal. There is also provided a CDMA radio unit 202 for receiving, processing and transmitting CDMA based RF signals and a CDMA baseband unit 203 for further processing of CDMA RF signals received or to be transmitted. CDMA telecommunications unit 200 includes an oscillator 201 for providing a clock signal to circuitry of CDMA telecommunications unit 200 and to GPS receiver 100. More particularly CDMA oscillator 201 provides a clock signal to CDMA radio 202, CDMA baseband unit 203 and to GPS receiver 102 and GPS baseband unit 103.

FIG. 4 shows a diagram detailing GPS receiver 100. There is provided a voltage controlled oscillator (VCO) 115 which generates a GPS system clock signal Z whose frequency is contingent upon the voltage input from loop filter 145. The output from VCO 115 is provided to mixer 110 where it is combined with a received radio frequency (RF) input signal from low noise amplifier (LNA) 105 to produce a first intermediate frequency (IF) signal S1. This first IF signal S1 is provided to amplifier 112 and then to mixer 120 and mixer 121. At mixer 120 it is combined with a signal S2 from frequency divider 130 to produce a second IF frequency output

signal S3. At mixer 121 second IF frequency output signal S1 is combined with a signal S4 also from frequency divider 130 to produce a further IF frequency output signal S5. Signal S4 is also provided to frequency divider 135 where it is converted into a signal of alternate frequency S6 and output to GPS baseband unit 150.

5 Signal S3 is input to comparator and A to D processor 125 where it is processed and converted into a digital output signal I for input to GPS baseband unit 150. Likewise signal S5 is input to comparator and A to D processor 126 where it is processed and converted into digital output signal Q which is provided to GPS baseband unit 150.

10 The GPS system clock signal Z output from VCO 115 is also provided to frequency divider 130 and a frequency synthesizer 116. Frequency divider 116 converts the signal Z from VCO 115 into a feedback signal S7 that is provided to phase comparator 146 which outputs a control signal S9 to loop filter 145 in response to the input of the feedback signal S7 and the clock signal S8 from oscillator 201. Control signal S9 is then provided to VCO 115, which adjusts the frequency of output signal Z in accordance with the control signal S9. In this illustration it can be seen that there is formed a feedback loop composed of frequency synthesizer 116, phase comparator 146 and loop filter 145.

15 FIG. 5 is a block diagram of the phase interpolated fractional N frequency synthesizer 116. The synthesizer 116 can be implemented as an integrated circuit using known CMOS fabrication methods or other compatible semiconductor chip technologies. In FIG. 5, a reference signal Z from VCO 115 is provided to an input of a phase detector 322. The output of the phase-detector 322 is provided to a loop filter 324. The output of the loop filter 324 is provided to a controlled oscillator 326, such as a VCO, which has an output S7 (feedback signal S7) that is the output of the synthesizer 116. The signal S7 is supplied to a fractional-N divider 328. A control word K is supplied to the fractional-N divider 328 in order to set the value of the divisor N.

20 The output of the fractional-N divider 328 is provided to a phase compensation circuit 330 and to an on chip tuning circuit 332, which in combination are referred to as a phase compensator. The output (fcomp) from the phase compensation circuit 330 is provided as the second input to the phase detector 322. An accumulator 334 also receives control word K and the signal Z. The carry out port (the carry signal S10) from the accumulator 334 also serves as an input to the

25

30

fractional-N divider 328. The signal Z serves as the clocking signal for the accumulator 334. The signal S10 from carry out port of the accumulator 334 triggers the divide by the N+1 function of the fractional-N divider.

The phase detector 322, loops filter 324 and VCO 326 may be of any suitable type known to those of ordinary skill. The types of phase detectors, loop filters, VCOs and fractional-N dividers commonly used in fractional-N synthesizers can be used for the synthesizer 320, such as voltage or current controlled oscillators, phase or phase/frequency detectors, active or passive loop filters and loop filters with charge pumps.

FIG. 6 shows a more detailed description of an embodiment of phase compensation circuit 330 and on-chip tuning circuit 332. Phase compensation circuit 330 and on-chip tuning circuit 332 may be implemented using an arrangement of voltage controlled delay elements (D) where the amount of delay elements D provides a signal delay of $T_{vco}/4$, where T_{vco} equals the period of the frequency of the output S10 of the VCO 326.

The output of the fractional-N divider 328 is applied to the series of delay lines whose outputs are identified as $\phi 1$ - $\phi 4$. It will be noted that $\phi 1$ has no delay elements, while $\phi 2$ has a single delay element, $\phi 3$ has two delay elements and $\phi 4$ has three delay elements. The signals $\phi 1$ - $\phi 4$ are provided to control circuitry 339 that has an output signal f_{comp} that is applied to an input of the phase detector 322 as shown in FIG. 5. The output f_{comp} of control circuitry 339 is selectively switched among the inputs $\phi 1$ - $\phi 4$ according to the output of the accumulator 334 which is provided to the control circuit 339.

The on-chip tuning circuit 332 includes four voltage control delay elements D, a phase detector 336 and a loop filter 338. In the on-chip tuning circuit 332 is implemented as a delay locked loop. The signal S10 from VCO 326 passes through the four delay elements (D) of the on-chip tuning circuit 332 and is then provided to the phase detector 336. In addition S10 is also applied to the phase detector 336. The phase detector 336 outputs a signal proportional to the difference in phase between the two input signals. The output of the phase detector 336 then passes through a loop filter 338. The output V_c of the loop filter 338 is used as a control voltage for each of the delay elements D of the on-chip tuning circuit 332. Control voltage V_c is also applied to each delay element (D) of the tuning circuit 332 is $1/4$ the

period of the frequency of the input signal to the delay locked loop. The tuning circuit 332 determines or adjusts the value of the delay elements according to the input frequency.

FIG. 7 illustrates a timing diagram which illustrates the relationship between various signals of the synthesizer 116 in relation to the signals of the compensation circuit 330 and on-chip tuning circuit 332. More particularly, FIG. 6b illustrates an example wherein $S_{10} = 4.25(Z)$. In this example, the divider 328 is programmed for $N=4$ (via control word K). The accumulator 334 is programmed (via control word K) to generate a carry signal at every fourth cycle of the signal Z. Each time interval T is equal to one cycle of Z. During the time interval T1 - T4, S10 has 17 cycles and Z has 4 cycles. During the time interval T1, the fractional-N divider 328 divides the signal S10 by 4. In the second time period T2 and the third time period T3, the divider 328 again divides the signal S10 by 4. At the beginning of the fourth time period, T4, the accumulator 334 generates the carry signal which causes the divider to divide by N+1, in this example $N+1=5$. Therefore, signal Z is divided by five during T4.

During the time period T1, the phase compensation circuit 330, more specifically, control circuit 339, provides the signal ϕ_1 to the phase detector 322. At the beginning of the time period T1, signal ϕ_1 is in phase with the signal Z. At the beginning of the time period ϕ_2 , the output of the phase compensation circuit 330 switches to ϕ_2 . Switching of the output of the control circuit 339 is controlled by the output of the accumulator 334, which is clocked by the signal Z. It will be noted that ϕ_2 is in phase with Z at the output of the phase compensation circuit 330. Similarly, at the beginning of the time period T3, the output of the phase compensation circuit 330 switches to ϕ_3 and then at the beginning of the time period T4, the output of the phase compensation circuit 330 switches to ϕ_4 . The pattern then repeats. In this way, compensation for the phase lag of the divider 328 is accomplished.

FIG. 8 illustrates an alternate embodiment in which provisions are made for selectively providing feedback to phase comparator 146 via fractional N synthesizer 116 or a frequency divider 136. In this embodiment a switch 250 is provided for switching between the output of fractional N synthesizer 116 or frequency divider 136 for input to phase comparator 146. Switch 250 may be a multiplexor or other logic gating. Further, switch 250 can be permanently set to a desired position during

manufacturer of could remain selectively switchable and controllable via application of an appropriate switching signal.

OTHER EMBODIMENTS

5 The present invention can be implemented in the systems described in U.S. in U.S. Patent No. 5,874,914 for "GPS Receiver Utilizing A Communication Link" and in U.S. Patent No. 5,841,396 also, for a "GPS Receiver Utilizing A Communication Link". Here there is disclosed a global positioning system (GPS) receiver which incorporates a first antenna for receiving a GPS signal and a downconverter coupled to the first antenna. The first antenna provides the GPS signals to the downconverter. 10 A local oscillator is coupled to the downconverter and provides a reference signal to the downconverter to convert the GPS signals from a first frequency to a second frequency. A second antenna is provided for receiving a precision carrier frequency signal from a source of the precision carrier frequency signal. An automatic frequency control (AFC) circuit is coupled to the second antenna. The AFC circuit 15 provides a second reference signal to the local oscillator to calibrate the first reference signal from the local oscillator. The local oscillator is used to acquire the GPS signals.

There is also described a mobile, GPS receiver having a first antenna for receiving GPS signals and a downconverter coupled to the first antenna. The first 20 antenna provides the GPS signals to the downconverter. The downconverter has an input for receiving a local oscillator signal to convert the GPS signals from a first frequency to a second frequency. The second antenna is provided for receiving a precision carrier frequency signal from a source providing the precision carrier frequency signal. An automatic frequency control (AFC) circuit is coupled to the 25 second antenna. The AFC circuit is also coupled to the downconverter to provide the local oscillator signal that is used to acquire the GPS signals. The disclosures of U.S. Patent No. 5,874,914 and U.S. Patent No. 5,841,396 are hereby incorporated by reference.

Further, the present invention can be implemented in the system described in 30 U.S. Patent No. 6,002,363 for "Combined GPS Positioning Systems and Communication System Utilizing Shared Circuitry." The disclosure of U.S. Patent No. 6,002,363 is hereby incorporated herein by reference. U.S. Patent No. 6,002,363 discloses among other things, a GPS receiver which includes a GPS antenna for receiving data representative of GPS signals from at least one satellite; a digital

processor coupled to the GPS antenna, the digital processor processes the data representative of GPS signals from at least one satellite, including performing a matched filtering operation to determine a pseudorange based on the data representative of GPS signals. The digital processor also processes communication
5 signals received through a communication link, the processing of communication signals comprising demodulation of communication signals sent to the GPS receiver.

Additionally, the present invention can be implemented in the system described in U.S. Patent No. 5,734,966 for a "Wireless Communications System For Adapting to Frequency Drift." The disclosure of U.S. Patent No. 5,734,966 is hereby
10 incorporated herein by reference. U.S. Patent No. 5,734,966 discloses among other things a frequency tolerant wireless transceiver to receive and transmit on the wireless signal energy on the same frequency and to automatically adjust to that frequency, the transceiver includes: an antenna to receive a wireless data signal, including application data from one or more remote transceivers, at an actual frequency and
15 issue this signal as a conducted radio frequency (RF) data signal and to transmit a wireless return signal at the actual frequency to the remote transceiver in response to a conducted RF return signal; a synthesizer to generate a local oscillator (LO) signal sequentially in response to a first and a second frequency control signal, and to generate the RF return signal at the actual frequency in response to the second
20 frequency control signal and having modulation in response to a digital return signal; a direct conversion receiver to receive the LO signal to down convert the RF data signal to a baseband data signal; a frequency discriminator to receive the baseband data signal, to provide a frequency difference signal for the current frequency difference between the expected frequency and the actual frequency, and to
25 demodulate the baseband data signal, and to issue a demodulated data signal; and a microcontroller system having a receive adjust mode to provide the first frequency control signal predictive of an expected frequency and to receive the frequency difference signal, having a receive data mode to process the frequency difference signal, to provide the second frequency control signal predictive of the actual
30 frequency, and to receive the demodulated data signal, including the application data, and to provide the digital return signal.

There is further disclosed a frequency tolerant transceiver to automatically adjust to receive a radio frequency (RF) data signal on an actual frequency and to transmit an RF return signal on that same frequency, the transceiver comprising:

a synthesizer for sequentially generating a local oscillator (LO) signal and the RF return signal, the LO signal sequentially having a first frequency corresponding to an expected frequency of the RF data signal and a second frequency corresponding to the actual frequency of the RF data signal in response to a first and a second frequency control signal, respectively, the RF return signal having the second frequency in response to the second frequency control signal; and a microcontroller system having a receive adjust mode for providing the first frequency control signal predictive of the expected frequency and providing the second frequency control signal for the actual frequency based upon a frequency difference between the actual frequency and the expected frequency.

The personal communications device of the invention can be implemented in hardware, software, firmware, or a combination thereof. In the preferred embodiment(s), the personal communications device is implemented in software or firmware that is stored in a memory and that is executed by a suitable instruction execution system. If implemented in hardware, as in an alternative embodiment, the personal communications device of the invention can implemented with any or a combination of the following technologies, which are all well known in the art: a discrete logic circuit(s) having logic gates for implementing logic functions upon data signals, an application specific integrated circuit having appropriate logic gates, a programmable gate array(s) (PGA), a fully programmable gate array (FPGA), *etc.*

It should be emphasized that the above-described embodiments of the invention, particularly, any "preferred" embodiments, are merely possible examples of implementations, merely set forth for a clear understanding of the principles of the invention. Many variations and modifications may be made to the above-described embodiment(s) of the invention without departing substantially from the spirit and principles of the invention. All such modifications and variations are intended to be included herein within the scope of the invention and protected by the following claims.